

Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 1 094 485 A2

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:

25.04.2001 Bulletin 2001/17

(51) Int. Cl.⁷: **H01J 1/312**

(21) Application number: **00122654.7**

(22) Date of filing: **18.10.2000**

(84) Designated Contracting States:

**AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE**

Designated Extension States:

AL LT LV MK RO SI

(30) Priority: **18.10.1999 JP 29595999**

26.01.2000 JP 2000016388

26.01.2000 JP 2000016394

(71) Applicant:

Matsushita Electric Works, Ltd.

Kadoma-shi, Osaka-fu 571-8686 (JP)

(72) Inventors:

• **Ichihara, Tsutomu**

Hirakata-shi, Osaka 573-1106 (JP)

• **Komoda, Takuya**

Sanda-shi, Hyogo 669-1324 (JP)

• **Aizawa, Koichi**

Neyagawa-shi, Osaka 572-0802 (JP)

• **Watabe, Yoshifumi**

Tondabayashi-shi, Osaka 584-0078 (JP)

• **Honda, Yoshiaki**

Soraku-gun, Kyoto 619-0237 (JP)

• **Hatai, Takashi**

Neyagawa-shi, Osaka 572-0844 (JP)

(74) Representative:

Dallmeyer, Georg, Dipl.-Ing. et al

Patentanwälte

Von Kreisler-Selting-Werner

Bahnhofsvorplatz 1 (Deichmannhaus)


50667 Köln (DE)

(54) Field emission-type electron source and manufacturing method thereof

(57) A field emission-type electron source 10 includes an insulative substrate 11 in the form of a glass substrate having an electroconductive layer 8 formed thereon. A strong electrical field drift layer 6 in the form of an oxidized porous polycrystalline silicon layer is formed over the electroconductive layer 8. This electroconductive layer 8 includes a lower electroconductive film 8a, made of copper and formed on the insulative substrate 11, and an upper electroconductive film 8b made of aluminum and formed over the electroconduc-

tive film 8a. The strong electrical field drift layer 6 is formed by forming a polycrystalline silicon layer on the electroconductive layer 8, rendering the polycrystalline silicon layer to be porous and finally oxidizing it. The upper electroconductive film 8b has a property that reacts easily with silicon and, therefore, formation of an amorphous layer which would occur during formation of the polycrystalline silicon layer can be suppressed.

Fig.1



EP 1 094 485 A2

Description

BACKGROUND OF THE INVENTION

1. Field of the Invention

[0001] The present invention relates to a field emission-type electron source for emitting electron beams under influence of an electric field and also to a method of manufacturing the same.

2. Description of the Prior Art

[0002] Of the various field emission-type electron sources known in the art, a Spindt-type electrode such as disclosed in, for example, United State Patent No. 3,665,241 has been well known. The Spindt-type electrode, includes a substrate having a multiplicity of emitter chips of a generally triangular pyramid shape arranged on one surface thereof, emission holes through which respective tips of the emitter chips are exposed to the outside, and gate layers disposed in an insulated relation to the emitter chips. When the Spindt-type electrode is in use, electrons are emitted in vacuum from the tips of the emitter chips through the emission holes upon application of a high voltage to the gate layers then serving as negative electrode relative to the emitter chips.

[0003] It has, however, been found that the Spindt-type electrode does not only require a complicated manufacturing process, but difficulty has hitherto been encountered to tailor the emitter chips of the generally triangular pyramid shape to precise dimensions. Accordingly, when it comes to application of the field emission electron source to, for example, a planar light emitter or a flat display, the Spindt-type electrode is incapable of being manufactured in a large format with a sufficiently large surface area for electron emission.

[0004] The Spindt-type electrode has an additional problem in that the electric field tends to converge so as to concentrate on the tips of the emitter chips. Accordingly, where the degree of vacuum around and adjacent the tips of the emitter chips is so low as to permit residue gas to drift around the tips of the emitter chips, the residue gas tends to be positive ionized by the electrons emitted and the resultant positive ions would subsequently collide against the tips of the emitter chips. Once this occurs, the tips of the emitter chips are damaged (for example, as a result of the ion bombardment), resulting in reduction in stability and efficiency of the current density of the electrons emitted and also reduction in lifetime of the emitter chips.

[0005] Accordingly, in order to substantially eliminate a possible of occurrence of those problems, the Spindt-type electrode has to be used in a highly evacuated atmosphere (for example, about 10^{-5} to about 10^{-6} Pa), and, for this reason, the use of the Spindt-type electrode tends to result in increase of cost and han-

dling difficulty.

[0006] To substantially eliminate the problems inherent in the Spindt-type electrode, the field emission-type electron sources of a type utilizing MIM (Metal Insulator Metal) and MOS (Metal Oxide Semiconductor) have been suggested. As the nomenclature indicates, the MIM electron source makes use of a metal-insulator-metal laminar structure whereas the MOS electron source makes use of a metal-oxide film-semiconductor laminar structure. In these field emission-type electron sources, the insulator film or the oxide film is required to have a relatively small thickness in order for the electron emission efficiency to be increased (i.e., in order for an increased mass of electrons to be emitted). However, the excessively, smaller the film thickness of the insulator film or the oxide film, the more often dielectric breakdown may occur when a voltage is applied between upper and lower electrodes of the laminar structure. Accordingly, in the suggested field emission-type electron sources, the extent to which the film thickness of the insulator film or the oxide film can be reduced is limited. In view of the foregoing, the suggested field emission-type electron sources requires means to be taken to avoid any possible dielectric breakdown and, therefore, a problem is often encountered in sufficiently increasing the electron emission efficiency (electron extracting efficiency).

[0007] On the other hand, the Japanese Laid-open Patent Publication No. 8-250766 discloses a field emission-type electron source (a semiconductor element for emission of cold electrons) including, in order to increase the electron emission efficiency, a monocrystalline semiconductor substrate such as, for example, silicon substrate having one surface region anodized to define a porous semiconductor layer (a porous silicon layer) which is in turn overlaid by a metal thin-film. Application of a voltage between the semiconductor substrate and the metal thin-film results in emission of electrons.

[0008] However, in the field emission-type electron source disclosed in the above mentioned Japanese publication, a material for the substrate is limited to a semiconductor and, therefore, difficulty has hitherto been encountered in providing an electron source of a large surface format at a reduced cost. Also, this known field emission-type electron source is susceptible to a so-called popping phenomenon, accompanied by a varying quantity of electrons emitted. For this reason, application of this known field emission-type electron sources to a planar light emitter or a flat display would result in a pattern of uneven distribution of light.

[0009] In the Japanese Patents No. 296684 (Japanese Patent Application No. 10-272340) and No. 2987140 (Japanese Patent Application No. 10-272342), the inventors of the present invention have suggested the field emission-type electron source of a type wherein the porous polycrystalline silicon layer is oxidized by the use of a rapid thermal oxidation tech-

nique. Oxidization of the porous polycrystalline silicon layer by the use of the specific technique results in formation, between the electroconductive substrate and the metal thin-film, of a strong electrical field drift layer in which electrons injected from the electroconductive substrate can drift.

[0010] By way of example, as shown in Fig. 16, the field emission-type electron source (hereinafter, merely referred to "electron source") 10' includes an electroconductive substrate that is defined by an n-type silicon substrate 1. The n-type silicon substrate 1 has a major surface, with a strong electrical field drift layer (hereinafter, merely referred to "drift layer") 6 formed on the major surface of the silicon substrate 1. The metal thin-film identified by 7 is formed on the drift layer 6 as a surface electrode. An ohmic electrode 2 is formed on the back surface of the silicon substrate 1.

[0011] As shown in Fig. 17, the electron source 10' when in use is disposed in a highly evacuated envelope together with a collector electrode 21 confronting the surface electrode 7. A direct current voltage V_{ps} is applied between the surface electrode 7 and the silicon substrate 1 (specifically, the ohmic electrode 2) so that the surface electrode 7 can be held at a positive potential relative to the silicon substrate 1. On the other hand, a direct current voltage V_c is applied between the collector electrode 21 and the surface electrode 7 so that the collector electrode 21 can be held at a positive potential relative to the surface electrode 7. When the direct current voltages V_{ps} and V_c are applied in the manner described above, electrons injected from the silicon substrate 1 into the drift layer 6 drift within the drift layer 6 and are then emitted through the surface electrode 7 (Single-dotted lines in Fig. 17 indicate flow of electrons e^- emitted through the surface electrode 7.) Accordingly, it is considered desirable that the surface electrode 7 employed in the electron source 10' is made of a material having a low work function.

[0012] The current flowing between the surface electrode 7 and the ohmic electrode 2 is generally referred to as a diode current I_{ps} . On the other hand, the current flowing between the collector electrode 21 and the surface electrode 7 is generally referred to as an emitted electron current I_e . The higher the ratio (I_e/I_{ps}) of the emitted electron current I_e relative to the diode current I_{ps} , the higher the electron emission efficiency. In this electron source 10' now under discussion, the electrons can be emitted even though the direct current voltage V_{ps} is as low as 10 to 20 volts.

[0013] The electron source 10' of the structure now under discussion has so low a dependency of the electron emission characteristic on the degree of vacuum that no popping phenomenon will occur at the time of emission of the electrons. For this reason, the electrons can be emitted stably at a high electron emission efficiency.

[0014] As shown in Fig. 18, the drift layer 6 is considered including at least polycrystalline silicon columns

(grains) 51, thin silicon oxide films, fine crystalline silicon particles 63 in the nanometer order and silicon oxide films 64 serving as an insulator. The silicon oxide films 52 are formed on the surfaces of the polycrystalline silicon columns 51 with the fine crystalline silicon particles 63 interposed among the polycrystalline silicon columns 51. The silicon oxide films 64 each having a thickness smaller than the particle size of crystals forming the fine silicon particles 63 are formed on the surfaces of the fine crystalline silicon particles 63.

[0015] In the drift layer 6 of the structure described above, it may be thought that the surface of each grain is rendered porous while a core of the respective grain remains, in a crystal form. Accordingly, the electric field applied to the drift layer 6 almost acts on the silicon oxide films 64. As the result, the electrons injected are accelerated under influence of the strong electric field acting on the silicon oxide films 64 so as to drift towards the surface through interstices among the polycrystalline silicon columns 51 as shown by the arrow-headed lines A in Fig. 10 (upward in Fig. 10). Accordingly, the electron emission efficiency can be increased. It is to be noted that the electrons arriving at the surface of the drift layer 6 are considered hot electrons that are tunneled through the surface electrode 7 into the highly evacuated atmosphere within the envelope. The surface electrode 7 has a thickness chosen to be within the range of 10 to 15 nm.

[0016] In the electron source 10' shown in Figs. 16 and 17, in place of the semiconductor substrate such as the n-type silicon substrate 1 used for the electroconductive substrate, an insulating substrate such as, for example, a glass substrate, on which an electroconductive layer such as, for example, an ITO film is formed may be advantageously employed. In this case, the electron source of a relatively large surface format can be fabricated at a reduced cost.

[0017] Fig. 19 illustrates the electron source 10'' utilizing the electroconductive substrate that is formed by depositing on an insulative substrate 11 such as a glass substrate on which an electroconductive layer 8 such as an ITO film is formed. In the electron source 10'' shown in Fig. 19, the electroconductive layer 8 in the form of the ITO film is formed on the insulating substrate 11. The drift layer 6 is formed on the electroconductive layer 8. The surface electrode 7 in the form of a metal thin-film is formed on the drift layer 6. The drift layer 6 referred to above is formed by depositing a non-doped polycrystalline silicon layer on the electroconductive layer 8, anodizing the polycrystalline silicon layer to render the latter to be porous and finally oxidizing or nitriding the polycrystalline silicon layer by the use of the rapid thermal technique.

[0018] Even in this electron source 10'', the electrons injected from the electroconductive layer 8 into the drift layer 6 drift within the drift layer 6 before they are emitted to the outside through the surface electrode 7, in a manner substantially similar to that discussed in

connection with the electron source 10' shown in Fig. 17. Even though the direct current voltage V_{ps} applied between the surface electrode 7 and the electroconductive layer 8 in the electron source 10" is as low as 10 to 20 volts, the electrons can be emitted.

[0019] However, in the electron source 10" utilizing the insulative substrate 11 as discussed above, the drift layer 6 is formed by depositing a non-doped polycrystalline silicon layer on the electroconductive layer 8, anodizing the polycrystalline silicon layer to render the latter to be porous and finally oxidizing the polycrystalline silicon layer by the use of the rapid thermal oxidation technique. Since the temperature at which oxidization is carried out is relatively high (for example, ranging from 800 to 900°C), the insulative substrate 11 is required to be prepared from an expensive quartz glass. For this reason, the electron source 10" has a problem in that increase of the surface format of the electron source 10" and/or reduction in cost of making the electron source 10" are hampered. To substantially eliminate the problem inherent in the electron source 10" (hence, to enable the process to be performed at reduced temperatures), it may be envisioned to oxidize the porous polycrystalline silicon layer in contact with acid or irradiation of ultraviolet rays in a gaseous atmosphere containing at least one of oxygen and ozone. This oxidation technique allows the insulative substrate 11 to be prepared by the use of a glass substrate (such as, for example, a non-alkaline glass substrate, a low alkaline glass substrate or a soda lime glass substrate) that has a lower heat resistance than that of the quartz glass substrate and is more inexpensive than the quartz glass substrate.

[0020] It is, however, to be noted that in each of the electron sources 10' and 10", although the non-doped polycrystalline silicon layer is rendered to be porous in its entirety, it may be rendered to be porous in part.

[0021] However, during the manufacture of the electron source 10" utilizing the insulative substrate 11 and particularly at the time the non-doped polycrystalline silicon layer is deposited on the electroconductive layer 8 in the form of the ITO film, an amorphous silicon layer of a high resistance tends to be formed at the interface between the electroconductive layer 8 and the non-doped polycrystalline silicon layer. For this reason, the amorphous silicon layer of a high resistance remains between the electroconductive layer 8 and the drift layer 6 or at the interface of the drift layer 6 with the electroconductive layer 8 and, consequently, supply of the diode current I_{ps} tends to be accompanied by a voltage drop at the amorphous layer which in turn results in decrease of the voltage applied to the drift layer 6. This brings about a problem that the direct current-voltage V_{ps} necessary to secure a desired emission current I_e tends to be increased to such an extent as to result in reduction of electron emission efficiency. Also, once the voltage drop occurs at the amorphous silicon layer, heating takes place in the amorphous silicon layer,

resulting in a loss of thermal stability. A Schottky barrier is observed between the electroconductive layer 8 and the amorphous silicon layer, and the voltage drop as well occurs at the Schottky barrier.

[0022] Further, in the electron source 10" utilizing the insulative substrate 11, the thickness of the amorphous layer of a high resistance has a variance in the plane so that the potential in the plane has also a variance. Therefore, the degree to make the layer porous during the anodic oxidation has a variance in the plane. As the result, there may be caused such a disadvantage that the amount of emitted electrons has also a variance in the plane.

[0023] The presence of the amorphous layer of a high resistance in the drift layer 6 may often constitute a cause of formation of an amorphous layer 6a of a relatively great thickness in the drift layer 6 as shown in, for example, Fig. 20. In such case, the resistance of the drift layer 6 increases and the current flowing through the drift layer 6 decreases. For this reason, as compared with the electron source 10' utilizing the n-type silicon substrate 1, a problem is found in that the amount of the electrons emitted tends to be reduced. In Fig. 20, reference numeral 6c represents a crystallized layer, other than the amorphous layer 6a, that is included in the drift layer 6.

[0024] Microscopic observation of the section of the electron source 10" utilizing the insulative substrate 11, that is carried out by the use of a transmission electron microscope (TEM) has indicated that the amorphous layer 6a has an uneven thickness, as shown in Fig. 21. As discussed above, in the drift layer 6, the strongest electric field appears in the silicon oxide film 64 formed on the surface of the fine crystalline silicon layer 63. Accordingly, as shown in Fig. 21, the uneven thickness of the amorphous layer 6a results in a varying field intensity from place to place on the drift layer 6. For this reason, the electron source 10" is incapable of allowing the electrons to be emitted uniformly from the entire surface of the surface electrode 7. Thus, the electron source 10" has a problem in that the energies of the electrons emitted from the surface electrode 7 are not distributed uniformly.

SUMMARY OF THE INVENTION

[0025] Accordingly, the present invention has been developed with a view to substantially eliminating the above discussed problems in the prior art and is intended to provide an improved electron source (field emission-type electron source) having a high electron emission efficiency and a high thermal stability, and a method of manufacturing the same. Another object of the present invention is to provide an improved electron source of the kind referred to above that is inexpensive, but can emit an increased amount of electrons.

[0026] To this end, according to one aspect of the present invention, there is provided an electron source

(i) which includes a substrate, an electroconductive layer formed on a major surface of the substrate, a semiconductor layer formed on the electroconductive layer, a drift layer (strong electrical field drift layer) in the form of an oxidized or nitrided porous semiconductor layer formed on a surface of the semiconductor layer remote from the electroconductive layer, and a surface electrode formed on the drift layer, (ii) in which when a voltage is applied with the surface electrode used as a positive electrode relative to the electroconductive layer, electrons injected from the electroconductive layer drift in the drift layer and are then emitted through the surface electrode, (iii) wherein the semiconductor layer is made of a low resistance semiconductor material utilizing means for lowering a resistance thereof or a low resistance semiconductor material formed by a process for lowering a resistance thereof.

[0027] In the electron source, since the low resistance semiconductor crystalline layer is formed on the electroconductive layer, the Schottky barrier resulting from the electroconductive layer can have a reduced thickness. For this reason, the current can be supplied by tunneling to reduce the voltage drop which would occur across the Schottky barrier. Accordingly, as compared with the electron source in which the high resistance amorphous semiconductor layer is formed on the electroconductive layer, the electron source of the present invention can exhibit a high electron emission efficiency and a high thermal stability.

[0028] In the above-mentioned electron source, preferably, at least a portion of the electroconductive layer adjacent the drift layer with respect to a direction of thickness thereof is made of an electroconductive material effective to suppress formation of an amorphous layer in the drift layer. In such case, the amorphous layer contained in the drift layer can be reduced and, therefore, the amount of electrons emitted can be increased while the cost is reduced.

[0029] In the above-mentioned electron source, preferably, the electroconductive layer is made up of at least two electroconductive films laminated one above the other. In this case, the uppermost one of the electroconductive films has a property of easily reacting with the semiconductor at about a temperature at which the drift layer is formed. This is particularly advantageous in that by properly selecting the material for the electroconductive film except the uppermost one, the resistance of the electroconductive layer can be reduced.

[0030] In the above-mentioned electron source, the uppermost electroconductive film may be made of Al, Ni, or an alloy including Al and Ni as main components. In this case, the uppermost electroconductive layer may be produced with a low cost. It is preferable that the thickness of the uppermost electroconductive layer is not greater than 50 nm. In this case, the amount of diffusion from the uppermost electroconductive film into the drift layer may be reduced. Further, any possible increase of the probability of scattering of electrons

within the drift layer can be suppressed. For this reason, reduction of the electron emission efficiency can be suppressed.

[0031] In the above-mentioned electron source, the uppermost electroconductive film may be made of a material hard to diffuse into the drift layer as compared with Al. In such case, diffusion from the uppermost electroconductive film into the drift layer can advantageously be suppressed, resulting in improvement of the heat resistance and the time-dependent stability.

[0032] Also, in the above-mentioned electron source, a silicide layer may be formed between, the electroconductive layer and the semiconductor layer so that the resistance of the semiconductor layer can be lowered in the presence of the silicide layer. The presence of the silicide layer is effective to reduce the height of the Schottky barrier as compared with the case in which the high resistance amorphous semiconductor layer is formed on the electroconductive layer and also effective to increase the electron emission efficiency and the thermal stability. For this reason, diffusion of constituent elements of the electroconductive layer from the electroconductive layer into the semiconductor crystalline layer can advantageously be prevented. Also, alloying of the semiconductor crystalline layer resulting from the diffusion can also be suppressed to thereby increase the thermal stability.

[0033] In the above-mentioned electron source, the semiconductor layer may include a plurality of films having different resistances, with one of the films closer to the electroconductive layer exhibiting a lower resistance to thereby reduce the resistance of the semiconductor layer. In this case, a film of the semiconductor layer closer to the electroconductive layer can have a lower resistance and, therefore, the electron emission efficiency can be increased.

[0034] In the above-mentioned electron source, the semiconductor layer may be of a structure having a continuously varying resistance, with a portion of the semiconductor layer closer to the electroconductive layer exhibiting a lower resistance to thereby reduce the resistance of the semiconductor layer. In this case, a portion of the semiconductor layer closer to the electroconductive layer can, have a lower resistance and, therefore, the electron emission efficiency can be increased.

[0035] In the above-mentioned electron source, the semiconductor layer having a low resistance may be formed by heating to crystallize after formation of an amorphous semiconductor layer. The semiconductor layer having a low resistance may be formed by annealing to crystallize after formation of an amorphous semiconductor layer. The semiconductor layer having a low resistance may be formed by laser annealing to crystallize after formation of an amorphous semiconductor layer.

[0036] In the above-mentioned electron source, the semiconductor layer having a low resistance may be

formed by heating with use of hydrogen to crystallize after formation of an amorphous semiconductor layer. The semiconductor layer having a low resistance may be formed by crystallizing by means of a hydrogen plasma irradiation after formation of an amorphous semiconductor layer. The semiconductor layer having a low resistance may be formed by crystallizing by means of a hydrogen ion irradiation after formation of an amorphous semiconductor layer.

[0037] In the above-mentioned electron source, it is preferable that the amorphous semiconductor layer is a low resistance amorphous semiconductor layer doped with impurities.

[0038] The above-mentioned electron source may include impurities added to the semiconductor layer to reduce the resistance of the semiconductor layer.

[0039] The above-mentioned electron source may include impurities added to the semiconductor layer to form another semiconductor layer over the semiconductor layer having a low resistance. It may include impurities added by an ion implantation to the semiconductor layer to form another semiconductor layer over the semiconductor layer having a low resistance. It may include impurities added by an impurity diffusion to the semiconductor layer to form another semiconductor layer over the semiconductor layer having a low resistance.

[0040] In the above-mentioned electron source, it is preferable that heat treatment has been carried after formation of at least one of the semiconductor layer, a porous semiconductor layer, the drift layer and the surface electrode.

[0041] In the above-mentioned electron source, it is preferable that the drift layer includes semiconductor crystalline columns lying perpendicular to the major surface of the substrate, fine semiconductor crystals in nanometer order positioned among the semiconductor crystalline columns and insulating films having a film thickness smaller than a crystal size of the fine semiconductor crystals and formed on surfaces of the fine semiconductor crystals. In such case, in the drift layer, electrons injected from the electroconductive layer into the drift layer can be advantageously accelerated to drift under influence of an electric field applied to the insulating film without colliding against fine semiconductor crystals. At this time, heat evolved in the drift layer is dissipated through the semiconductor crystalline columns and, therefore, the electrons can be emitted at a high efficiency without being accompanied by the popping phenomenon.

[0042] The semiconductor layer may be made of a polycrystalline semiconductor. In this case, the surface area of the electron source can advantageously be increased.

[0043] Preferably, the polycrystalline semiconductor may be made of a semiconductor material capable of being formed by a low temperature process of not higher than 600°C. In such case, a non-alkaline glass substrate that is inexpensive as compared with the

quartz glass substrate can be used for the insulative substrate and, therefore, the manufacturing cost of the electron source can advantageously be reduced. Also, the surface area of the electron source can further be increased. Depending on the temperature at which the polycrystalline semiconductor layer is formed, a glass substrate having a low heat resistance as compared with the non-alkaline glass substrate such as a low alkaline glass substrate or a soda lime glass substrate can be employed for the insulative substrate.

[0044] In the above-mentioned electron source, the semiconductor layer may be made of silicon. Where silicon is used as material for the semiconductor layer, a silicon process can be employed and, therefore, where the electron source is applied in a display device or the like, the pattern of the electroconductive layer can be made fine or to a high precision.

[0045] In the above-mentioned electron source, the electroconductive layer may be also made of metal. In this case, the resistance of the electroconductive layer can easily be reduced. Yet, in the electron source, the substrate preferably is a glass substrate having a heat resistance to a temperature higher than or equal to 500°C.

[0046] In another aspect, the present invention provides a method of manufacturing an electron source (i) including a substrate, an electroconductive layer formed on a major surface of the substrate, a semiconductor crystalline layer formed on the electroconductive layer, a drift layer in the form of an oxidized or nitrided porous semiconductor layer formed on a surface of the semiconductor crystalline layer remote from the electroconductive layer, and a surface electrode formed on the drift layer, (ii) in which when a voltage is applied with the surface electrode used as a positive electrode relative to the electroconductive layer, electrons injected from the electroconductive layer drift in the drift layer and are then emitted through the surface electrode, (iii) wherein the semiconductor crystalline layer is made of a low resistance semiconductor material utilizing means for lowering a resistance thereof or a low resistance semiconductor material formed by a process for lowering a resistance thereof. The method includes the steps of (iv) forming the electroconductive layer on the substrate, (v) forming an amorphous semiconductor layer on the electroconductive layer and then crystallizing the amorphous semiconductor layer to form the semiconductor crystalline layer, (vi) forming a semiconductor layer over the semiconductor crystalline layer and then rendering at least a portion of the semiconductor layer to be porous to thereby form the porous semiconductor layer, (vii) oxidizing or nitriding the porous semiconductor layer to form the drift layer, (viii) and forming the surface electrode on the drift layer. Hereupon, the amorphous semiconductor layer may be poly-crystallized, for example, by heating.

[0047] The electron source manufacturing method is effective to provide the electron source capable of

exhibiting a high electron emission efficiency and a high thermal stability as compared with the electron source wherein the high resistance amorphous semiconductor layer is formed on the electroconductive layer.

[0048] In the method discussed above, the heating may be performed by means of a thermal annealing or a laser annealing. In such case, as compared with the electron source wherein the high resistance amorphous semiconductor layer is formed on the electroconductive layer, it is possible to provide the electron source capable of exhibiting a high electron emission efficiency and a high thermal stability.

[0049] In the method discussed above, the amorphous semiconductor layer may be crystallized by heating with use of hydrogen. The amorphous semiconductor layer may be crystallized by a hydrogen plasma irradiation. The amorphous semiconductor layer may be crystallized by a hydrogen ion irradiation. In such case, it is possible to provide the electron source capable of exhibiting a high electron emission efficiency and a high thermal stability as compared with the electron source wherein the high resistance amorphous semiconductor layer is formed on the electroconductive layer.

[0050] Also, in the practice of the method of the present invention, the amorphous semiconductor layer may be made of a low resistance amorphous semiconductor doped with impurities. In this case, the resistance of the amorphous semiconductor layer can be optimally controlled to thereby optimally reduce the resistance of the low resistance semiconductor crystalline layer.

[0051] It is to be noted that in the foregoing manufacturing method, in place of the step (v) of forming an amorphous semiconductor layer on the electroconductive layer and then crystallizing the amorphous semiconductor layer to form the semiconductor crystalline layer, (ix) a step of forming on the electroconductive layer a semiconductor crystalline layer containing impurities added thereto may be employed. In such case, it is possible to provide the electron source capable of exhibiting a high electron emission efficiency and a high thermal stability as compared with the electron source wherein the high resistance amorphous semiconductor layer is formed on the electroconductive layer.

[0052] The impurities may be added to the semiconductor crystalline layer by means of an ion implantation or an impurity diffusion. Even in this case, it is possible to provide the electron source capable of exhibiting a high electron emission efficiency and a high thermal stability as compared with the electron source wherein the high resistance amorphous semiconductor layer is formed on the electroconductive layer.

[0053] Also, after formation of at least one of the semiconductor crystalline layer, the semiconductor layer, the porous semiconductor layer, the drift layer and the surface electrode, heat treatment may be carried out. In this case, the Schottky barrier formed by the electroconductive layer and the semiconductor crystal-

line layer can be reduced or removed, making it possible to provide the electron source capable of exhibiting a high electron emission efficiency and a high thermal stability.

BRIEF DESCRIPTION OF THE DRAWINGS

[0054] The present invention will become readily understood from the following description of preferred embodiments thereof made with reference to the accompanying drawings, in which:

Fig. 1 is a schematic sectional elevation view of an electron source according to a first embodiment of the present invention;

Figs. 2A to 2E are schematic sectional elevation views of the intermediate or final products, showing the sequence of manufacture of the electron source shown in Fig. 1;

Fig. 3 is a schematic view of the electron source of Fig. 1, showing the manner in which electrons are emitted from the electron source;

Fig. 4 is a schematic sectional elevation view of the electron source according to a second embodiment of the present invention;

Fig. 5 is a schematic sectional elevation view of the electron source according to a third embodiment of the present invention;

Figs. 6A to 6E are schematic sectional elevation views of the intermediate or final products, showing the sequence of manufacture of the electron source shown in Fig. 5;

Fig. 7 is a schematic sectional elevation view of the electron source according to a fourth embodiment of the present invention;

Fig. 8 is a schematic sectional elevation view of the electron source according to a fifth embodiment of the present invention;

Fig. 9 is a schematic perspective view of the electron source shown in Fig. 8;

Fig. 10 is a schematic sectional elevation view of a main portion of the electron source shown in Fig. 8;

Fig. 11 is a schematic sectional elevation view, showing a main portion of a modified form of the electron source according to the fourth embodiment;

Figs. 12A to 12E are, schematic sectional elevation views of the intermediate or final products, showing the sequence of manufacture of the electron source shown in Fig. 8;

Fig. 13 is a schematic view of the electron source of Fig. 8, showing the manner in which electrons are emitted from the electron source;

Fig. 14 is a graph showing an electron emission characteristic exhibited by the electron source of Fig. 8;

Fig. 15 is a chart showing Fowler-Nordheim plots based on the data shown in the graph of Fig. 14;

Fig. 16 is a schematic sectional elevation view of the prior art electron source;

Fig. 17 is a schematic view of the prior art electron source of Fig. 16, showing the manner in which electrons are emitted from the electron source;

Fig. 18 is a schematic diagram, on an enlarged scale, showing a mechanism of emission of electrons from the electron source of Fig. 16;

Fig. 19 is a schematic sectional elevation view of another prior art electron source;

Fig. 20 is a schematic sectional elevation view of a main portion of the prior art electron source shown in Fig. 19; and

Fig. 21 is a schematic sectional elevation view, showing the portion of the prior art electron source shown in Fig. 19.

DESCRIPTION OF THE EMBODIMENTS

[0055] This application is based on the Japanese Patent Applications No. 11-295959, No. 2000-016388 and No. 2000-016394, respective disclosures of which are hereby incorporated by reference.

(First Embodiment)

[0056] Referring to Fig. 1, an electron source 10 (field emission-type electron source) according to the first embodiment includes an insulative substrate 11 in the form of a glass substrate (such as, for example, a non-alkaline glass substrate). On one major surface of the insulative substrate 11, an electroconductive layer 8 made of tungsten is formed. An n-type polycrystalline silicon layer 9, which is a semiconductor crystalline layer, is formed on a surface of the electroconductive layer 8. On the n-type polycrystalline silicon layer 9, a non-doped polycrystalline silicon layer 3 is formed. On the polycrystalline silicon layer 3, a drift layer 6 (a strong electrical field drift layer) in the form of a porous polycrystalline silicon layer is formed. A surface electrode 7 is formed on a surface of the drift layer 6. Hereupon, the non-doped polycrystalline silicon layer 3 is not essential and may be dispensed with, allowing the drift layer 6 to be formed direct on the n-type polycrystalline silicon layer 9.

[0057] The electron source 10 according to the first embodiment is featured in the following points. That is, no amorphous layer is formed on the electroconductive layer 8 and, instead, the n-type polycrystalline silicon layer 9 having a low resistance is formed thereon with the drift layer 6 formed on the surface of the n-type polycrystalline silicon layer 9 opposite to the electroconductive layer 8.

[0058] As described above, in the electron source 10 according to the first embodiment, since the n-type polycrystalline silicon layer 9, which is the semiconductor crystalline layer having a low resistance, is formed on the electroconductive layer 8, as compared with the

prior art electron source in which the amorphous silicon layer having a high resistance is formed on the electroconductive layer 8, a Schottky barrier attributable to the electroconductive layer 8 is so thin as to allow the current to flow through tunneling. This in turn brings about reduction of the voltage drop at the Schottky barrier. Thus, as compared with the prior art electron source in which the amorphous silicon layer having a high resistance is formed on the electroconductive layer 8, the electron source 10 is effective to exhibit an increased electron emission efficiency and an increased thermal stability.

[0059] Although the electroconductive layer 8 employed in the first embodiment has been described as made of tungsten (W), material therefor may not be limited to it, but one, or an alloy of some, of copper (Cu), aluminum (Al), nickel (Ni), molybdenum (Mo), chromium (Cr), platinum (Pt), titan (Ti), cobalt (Co), zirconium (Zr), tantalum (Ta), hafnium (Hf), palladium (Pd), vanadium (V), niobium (Nb), manganese (Mn), iron (Fe), ruthenium (Ru), osmium (Os), iridium (Ir), gold (Au), silver (Ag) and silicon (Si) may be employed therefor. The electroconductive layer 8 may also be made of a metal oxide (transparent electrode) such as, for example, ITO, SnO₂ and ZnO. A lamination of films of some of those material can again be employed. In addition, the electroconductive layer 8 may be in the form of the metal oxide laminated with selected ones of the above listed metallic materials including tungsten (W) or laminated with an alloy of some of those metallic materials.

[0060] The process for manufacturing the electron source 10 according to the first embodiment will now be described with reference to Figs. 2A to 2E.

[0061] At the outset, the electroconductive layer 8 made of, for example, tungsten is deposited on the first major surface (upper surface in Fig. 2A) of the insulative substrate 11 by the use of any known sputtering technique. After the formation of the electroconductive layer 8, n-type impurities are doped in the electroconductive layer 8 by the use of, for example, any known plasma CVD technique to deposit a n-type amorphous silicon layer, followed by crystallization by heating of the n-type amorphous silicon layer to provide the n-type polycrystalline silicon layer 9 as shown in Fig. 2A.

[0062] Other than that described above, the n-type polycrystalline silicon layer 9 may be formed, after the deposition of the n-type amorphous silicon layer by heating the n-type amorphous silicon layer to crystallize, which heating may be carried out by either annealing or laser-annealing; subjecting the n-type amorphous silicon layer to a heat treatment using hydrogen to crystallize; or irradiating the n-type amorphous silicon layer with hydrogen plasmas or hydrogen ions to crystallize.

[0063] Again alternatively, instead of the n-type amorphous silicon layer deposited on the electroconductive layer 8, an n-type polycrystalline silicon layer 9 having a low resistance, which is added with impurities, may be deposited direct on the electroconductive layer

8. Formation of the n-type polycrystalline silicon layer 9 may also be possible by means of ion implantation of impurities into a polycrystalline silicon layer, after the deposition of a non-doped polycrystalline silicon layer, under operating conditions sufficient to avoid formation of the amorphous silicon layer on the electroconductive layer 8. Alternatively formation of the n-type polycrystalline silicon layer 9 is again possible by diffusing impurities into a polycrystalline silicon layer, after the non-doped polycrystalline silicon layer has been deposited, under operating conditions sufficient to avoid formation of the amorphous silicon layer on the electroconductive layer 8.

[0064] In any event, after the formation of the n-type polycrystalline silicon layer 9, the non-doped polycrystalline silicon layer 3 having a predetermined thickness (for example, 1.5 μm) is formed by the use of any known plasma CVD technique to provide the structure shown in Fig. 2B. Since the non-doped polycrystalline silicon layer 3 is deposited by the use of the plasma CVD technique, it can be formed by a low temperature process wherein a heating temperature not higher than 600°C (specifically within the range of 100 to 600°C) is employed. It is, however, to be noted that the process of forming the non-doped polycrystalline silicon layer 3 may not be limited to the plasma CVD process, but a catalytic CVD process may be employed to form the non-doped polycrystalline silicon layer 3. Even with the use of the catalytic CVD process, the non-doped polycrystalline silicon layer 3 can be formed in the low temperature process not higher than 600°C.

[0065] After the formation of the non-doped polycrystalline silicon layer 3, an anodic oxidation process is carried out under a predetermined condition, while the polycrystalline silicon layer 3 is irradiated by light, with the use of an anodizing bath wherein an electrolyte comprising a 55 wt% hydrogen fluoride aqueous solution and ethanol mixed together in a mixing ratio of 1:1 is filled and wherein a platinum electrode (not shown) and the electroconductive layer 8 are used as negative and positive electrodes, respectively. Through this anodic oxidation process, a predetermined depth of the polycrystalline silicon layer 3 down from the surface thereof opposite to the n-type polycrystalline silicon layer 9 is rendered porous to thereby form a porous polycrystalline silicon layer 4 as shown in Fig. 2C. In the first embodiment now under discussion, the anodic oxidation process is carried out in such a manner that throughout the entire period of anodic oxidation the power of light used to irradiate the polycrystalline silicon layer 3 and the current density are kept constant. However, this anodizing condition may be varied suitably (for example, the current density may be variable). Although in the first embodiment now under discussion a surface region of the polycrystalline silicon layer 3 is rendered porous, the polycrystalline silicon layer 3 may be rendered porous in its entirety (that is, the porous polycrystalline silicon layer 4 may be formed directly on the n-

type polycrystalline silicon layer 9).

[0066] After the anodic oxidation process, the electrolyte is drained from the anodizing bath, and an acid (for example, approximately 10% dilute nitric acid, approximately 10% dilute sulfuric acid or aqua regia) is filled in the anodizing bath. Using the anodizing bath containing the acid and wherein the platinum electrode (not shown) and the electroconductive layer 8 are used as negative and positive electrodes, respectively, a constant current is applied to oxidize the porous polycrystalline silicon layer 4 to form a drift layer 6 as shown in Fig. 2D.

[0067] After the formation of the drift layer 6, a surface electrode 7 in the form of an electroconductive thin-film (for example, a gold thin-film) is formed on the drift layer 6 by means of, for example, any known deposition technique, thereby completing the electron source 10 of the structure shown in Fig. 2E. Although in the first embodiment now under discussion the surface electrode 7 has a film thickness of 15 nm, the thickness thereof is not limited thereto and the surface electrode 7 may have any suitable film thickness provided that electrons flowing through the drift layer 6 can be tunneled. Also, although in the first embodiment now under discussion the electroconductive thin-film that eventually forms the surface electrode 7 is formed by any suitable deposition technique, any suitable process other than the deposition technique, for example, a sputtering technique may be employed to form the electroconductive thin-film.

[0068] With the method discussed above, the electron source 10 capable of exhibiting a high electron emission efficiency and a high thermal stability can be obtained. Also, the polycrystalline silicon layer 3 can be formed by the low temperature process such as, for example, the plasma CVD process. The porous polycrystalline silicon layer 4 is oxidized in contact with acid. Also, the surface electrode 7 is formed by the use of the vapor deposition technique or the sputtering technique. For these reasons, the electron source 10 can be manufactured by the low temperature process of not higher than 600°C. Accordingly, for the insulative substrate 11, a non-alkaline glass substrate that is inexpensive as compared with the quartz glass substrate can be employed. As a result, the manufacturing cost can be reduced and its surface area can be increased. Also, depending on the temperature at which the polycrystalline silicon layer 3 is formed, it is possible to use a glass substrate having a heat resistance that is relatively low as compared with that of the non-alkaline glass substrate such as a low-alkaline glass substrate or a soda lime glass substrate.

[0069] The electron source 10 fabricated by the method described above has a low dependency of the electron emission characteristic on the degree of vacuum as is the case with the electron source disclosed in the previously discussed Japanese Patents No. 296684 (Japanese Patent Application No. 10-272340) or No.

2987140 (Japanese Patent Application No. 10-272342). Also, no popping phenomenon occurs at the time of emission of electrons. For this reason, the electron source 10 can emit electrons in a stable fashion.

[0070] As is the case with the prior art electron source, and as shown in Fig. 18, the drift layer can be regarded as made up of at least polycrystalline silicon columns 51, thin silicon oxide films 52, fine crystalline silicon layers 63 and silicon oxide films 64. Specifically, in the drift layer 6, it is considered that respective surface regions of the various grains represent a porous structure while core regions thereof remain in a crystal form.

[0071] According to the above-described method, the porous polycrystalline silicon layer 4 is oxidized in contact with acid. However, it may be oxidized by illuminating it with ultraviolet rays under a gaseous atmosphere containing at least one of, for example, oxygen and ozone. In such case, oxidation is preferably carried out at a temperature within the range of 100 to 600°C. Although the temperature at which oxidation is carried out may be higher than 600°C, oxidation is preferred to be carried out at a temperature within the range of 100 to 600°C since the inexpensive glass substrate can be employed for the insulative substrate 11. Where the silicon substrate of the quartz glass substrate is employed for the substrate, the porous polycrystalline silicon layer 4 may be oxidized by the use of the rapid thermal method (such as, for example, RTO method).

[0072] The electron source 10 according to the first embodiment of the present invention basically functions in a manner similar to the prior art electron source shown in Fig. 17. By way of example, as shown in Fig. 3, within a highly evacuated envelope (not shown), a collector electrode 21 is disposed within the envelope in face-to-face relation with the surface electrode 7. A direct current voltage V_{ps} is applied between the surface electrode 7 and the n-type silicon substrate 1 (specifically, the ohmic electrode 2) so that the surface electrode 7 can be held at a positive potential relative to the silicon substrate 1. On the other hand, a direct current voltage V_c is applied between the collector electrode 21 and the surface electrode 7 so that the collector electrode 21 can be held at a positive potential relative to the surface electrode 7. When the direct current voltages V_{ps} and V_c are applied in the manner described above, electrons injected from the n-type silicon substrate 1 into the drift layer 6 drift within the drift layer 6 and are then emitted through the surface electrode 7 (Single-dotted lines in Fig. 3 indicate the flow of electrons e^- emitted through the surface electrode 7). Accordingly, even with the electron source 10 according to the illustrated embodiment, as is the case with the prior art electron source, the electrons can be emitted even though the direct current voltage V_{ps} applied between the surface electrode 7 and the electroconductive layer 8 is as low as 10 to 20 volts.

[0073] According to the first embodiment, the drift layer 6 is formed of the porous polycrystalline silicon that has been oxidized. However, the drift layer 6 may be formed of porous polycrystalline silicon that has been nitrided, or in the form of a porous polycrystalline semiconductor layer that has been oxidized or nitrided. Also, the n-type polycrystalline silicon layer 9 may be of a multi-layered structure wherein a plurality of n-type polycrystalline silicon layers having different resistances (impurity concentrations) are laminated one above the other, with the lowest resistance exhibited by one of the n-type polycrystalline silicon layers closest to the electroconductive layer 8. The n-type polycrystalline silicon layer 9 may have a resistance (impurity concentration) that continuously varies in a direction across the thickness thereof, with the lowest resistance exhibited by a portion of the n-type polycrystalline silicon layer 9 closest to the electroconductive layer 8. In the first embodiment, as a semiconductor crystal layer of a low resistance, the n-type polycrystalline silicon layer 9 is employed. However, in place of the n-type polycrystalline silicon layer 9, a p-type polycrystalline silicon layer may be employed.

[0074] After the formation of the n-type polycrystalline silicon layer 9 that is a semiconductor crystal layer, the polycrystalline silicon layer 3 that is a crystalline semiconductor layer, the porous polycrystalline silicon layer 4, the drift layer 6 or the surface electrode 7, at least one heat treatment (at a temperature not higher than 600°C) is effective to reduce or eliminate the Schottky barrier, which may be formed by the electroconductive layer 8 and the n-type polycrystalline silicon layer 9. Thus, the electron source 10 capable of exhibiting a high electron emission efficiency and a high thermal stability can be obtained.

(Second Embodiment)

[0075] The electron source according to the second embodiment is substantially similar in structure to that according to the first embodiment. However, the second embodiment differs from the first embodiment in that as shown in Fig. 4 pertaining to the second embodiment a p-type silicon substrate 12 is employed for the substrate and the electroconductive layer 8 is defined by an n-type silicon layer.

[0076] More specifically, in the second embodiment, in place of the insulative substrate 11 employed in the foregoing first embodiment, the p-type silicon substrate 12 is employed. Because of this, not only can the electroconductive layer 8 be formed by the n-type silicon layer, but the electroconductive layer 8 and the n-type polycrystalline silicon layer 9 can be grid-aligned.

[0077] Even with the electron source 10 according to the second embodiment, as is the case with that according to the first embodiment, it can exhibit a high electron emission efficiency and a high thermal stability. The electron source 10 according to the second embod-

iment can be fabricated by the method substantially identical with that employed to provide the electron source according to the first embodiment, with an exception that the electroconductive layer 8 is formed by, for example, an epitaxial growth method, an ion implantation method or a diffusion method. This is because in the second embodiment the p-type silicon substrate 12 is employed for the substrate in contrast to the insulative substrate employed in the first embodiment.

(Third Embodiment)

[0078] Referring to Fig. 5, the electron source 10 shown therein includes an insulative substrate 11 in the form of a glass substrate (for example, a non-alkaline glass substrate). On one major surface of the insulative substrate 11, an electroconductive layer 8 made of tungsten is formed. A tungsten silicide (WSi_2) layer 19 is formed on a surface of the electroconductive layer 8. A non-doped polycrystalline silicon layer 3 is formed on the silicide layer 19, which is in turn covered by a drift layer 6 made of an oxidized porous polycrystalline silicon. A surface electrode 7 is formed on a surface of the drift layer 6. Hereupon, the non-doped polycrystalline silicon layer 3 is not essential and may be dispensed with, allowing the drift layer 6 to be formed direct on the silicide layer 19.

[0079] The electron source 10 according to the third embodiment is featured in that the silicide layer 19 is formed on the electroconductive layer 8 and the drift layer 6 is formed on one of opposite surfaces of the silicide layer 19.

[0080] According to the third embodiment as described above, since the silicide layer 19 having a low resistance is formed on the electroconductive layer 8, as compared with the prior art electron source in which the amorphous silicon layer having a high resistance is formed on the electroconductive layer 8, the height of a Schottky barrier generated at the interface can be reduced, allowing the current to flow in an increased amount through the drift layer 6 (that is, to increase the diode current Ips) and, for this reason, the electron emission efficiency can be increased. Also, an increased thermal stability can be appreciated since the amount of heat dissipated can be reduced. Also, since the silicide layer 19 is formed on the electroconductive layer 8, it is possible to avoid diffusion of constituent elements of the electroconductive layer 8 from the electroconductive layer 8 into the polycrystalline silicon layer 3 and the drift layer 6, resulting in increase of the thermal stability. No Schottky barrier virtually exist between the electroconductive layer 8 and the silicide layer 19, but it may exist between the silicide layer 19 and the polycrystalline silicon layer 3. However, the height of the Schottky barrier is smaller than that which would be formed between the electroconductive layer 8 and the polycrystalline silicon layer 3 when no silicide layer is

employed and, therefore, the voltage drop across the Schottky barrier can advantageously be reduced.

[0081] Although in the third embodiment the electroconductive layer 8 has been described as made of tungsten (W), material therefor may not be limited to it, but one, or an alloy of some, of copper (Cu), aluminum (Al), nickel (Ni), molybdenum (Mo), chromium (Cr), platinum (Pt), titanium (Ti), cobalt (Co), zirconium (Zr), tantalum (Ta), hafnium (Hf), palladium (Pd), vanadium (V), niobium (Nb), manganese (Mn), iron (Fe), ruthenium (Ru), rhodium (Rh), rhenium (Re), osmium (Os), iridium (Ir), gold (Au), silver (Ag) and silicon (Si) may be employed therefor. A lamination of films of some of those materials may also be employed. The electroconductive layer 8 may also be made of a metal oxide (transparent electrode) such as, for example, ITO, SnO_2 and ZnO . In addition, the electroconductive layer 8 may be in the form of the metal oxide laminated with selected ones of the above listed metallic materials including tungsten (W) or laminated with an alloy of some of those metallic materials.

[0082] The process for manufacturing the electron source 10 according to the third embodiment will now be described with reference to Figs. 6A to 6E.

[0083] At the outset, the electroconductive layer 8 made of, for example, tungsten is deposited on the first major surface (upper surface in Fig. 6A) of the insulative substrate 11 by the use of any known sputtering technique. After the formation of the electroconductive layer 8, the tungsten silicide (WSi_2) layer 19 is formed on the electroconductive layer 8 by the use of, for example, any known sputtering technique as shown in Fig. 6A.

[0084] After the formation of the silicide layer 19, the non-doped polycrystalline silicon layer 3 having a predetermined thickness (for example, 1.5 μm) is formed by the use of any known plasma CVD technique to provide the structure shown in Fig. 6B. Since the non-doped polycrystalline silicon layer 3 is deposited by the use of the plasma CVD technique, it can be formed by a low temperature process wherein a heating temperature not higher than 600°C (specifically within the range of 100 to 600°C) is employed. It is, however, to be noted that the process of forming the non-doped polycrystalline silicon layer 3 may not be limited to the plasma CVD process, but a catalytic CVD process may be employed to form the non-doped polycrystalline silicon layer 3. Even with the use of the catalytic CVD process, the non-doped polycrystalline silicon layer 3 can be formed in the low temperature process of not higher than 600°C. Since the silicide layer 19 is formed beneath the non-doped polycrystalline silicon layer 3, metallic constituent elements of the silicide layer 19 act as a catalyst at the time of deposition of the polycrystalline silicon layer 3. Then, by lowering the temperature of crystallization, crystallization can be facilitated. Also, the amorphous silicon layer can be reduced. For these reasons, the crystallized polycrystalline silicon layer 3 can be formed on the silicide layer 19. Accordingly, the voltage drop

which would occur at the interface can advantageously be reduced.

[0085] After the formation of the non-doped polycrystalline silicon layer 3, an anodic oxidation process is carried out under a predetermined condition, while the polycrystalline silicon layer 3 is irradiated by light, with the use of an anodizing bath wherein an electrolyte comprising a 55 wt% hydrogen fluoride aqueous solution and ethanol mixed together in a mixing ratio of 1:1 is filled and wherein a platinum electrode (not shown) and the electroconductive layer 8 are used as negative and positive electrodes, respectively. Through this anodic oxidation process, a predetermined depth of the polycrystalline silicon layer 3 down from the surface thereof opposite to the silicide layer 19 is rendered porous to thereby form a porous polycrystalline silicon layer 4 as shown in Fig. 6C. In this third embodiment now under discussion, the anodic oxidation process is carried out in such a manner that throughout the entire period of anodic oxidation the power of light used to irradiate the polycrystalline silicon layer 3 and the current density are kept constant. However, this anodizing condition may be varied suitably (for example, the current density may be variable). Although in the third embodiment now under discussion a surface region of the polycrystalline silicon layer 3 is rendered porous, the polycrystalline silicon layer 3 may be rendered porous in its entirety (that is, the porous polycrystalline silicon layer 4 may be formed directly on the silicide layer 19). In addition, the silicide layer 19 may be rendered to have a porous structure.

[0086] After the anodic oxidation process, the electrolyte is drained from the anodizing bath, and an acid (for example, approximately 10% dilute nitric acid, approximately 10% dilute sulfuric acid or aqua regia) is filled in the anodizing bath. Using the anodizing bath containing the acid and wherein the platinum electrode (not shown) and the electroconductive layer 8 are used as negative and positive electrodes, respectively, a constant current is applied to oxidize the porous polycrystalline silicon layer 4 to form a drift layer 6 as shown in Fig. 6D.

[0087] After the formation of the drift layer 6, a surface electrode 7 in the form of an electroconductive thin-film (for example, a gold thin-film) is formed on the drift layer 6 by means of, for example, any known deposition technique, thereby completing the electron source 10 of the structure shown in Fig. 6E. Although in the third embodiment now under discussion the surface electrode 7 has a film thickness of 15 nm, the thickness thereof is not limited thereto and the surface electrode 7 may have any suitable film thickness provided that electrons flowing through the drift layer 6 can be tunneled. Also, although in the third embodiment now under discussion the electroconductive thin-film that eventually forms the surface electrode 7 is formed by any suitable deposition technique, any suitable process other than the deposition technique, for example, a sputtering

technique may be employed to form the electroconductive thin-film.

[0088] With the method discussed above with reference to Figs. 6A to 6E, the electron source 10 capable of exhibiting a high electron emission efficiency and a high thermal stability can be obtained. Also, the polycrystalline silicon layer 3 can be formed by the low temperature process such as, for example, the plasma CVD process. The porous polycrystalline silicon layer 4 is oxidized in contact with acid. Also, the surface electrode 7 is formed by the use of the vapor deposition technique or the sputtering technique. The silicide layer 19 as well can be formed at a relatively low temperature. For these reasons, the electron source 10 can be manufactured by the low temperature process of not higher than 600°C. Accordingly, for the insulative substrate 11, a non-alkaline glass substrate that is inexpensive as compared with the quartz glass substrate can be employed. As a result, the manufacturing cost can be reduced and its surface area can be increased. Also, depending on the temperature at which the polycrystalline silicon layer 3 is formed, it is possible to use a glass substrate having a heat resistance that is relatively low as compared with that of the non-alkaline glass substrate such as a low-alkaline glass substrate or a soda lime glass substrate.

[0089] As is the case with the first and second embodiments, the electron source 10 fabricated by the method described above has a low dependency of the electron emission characteristic on the degree of vacuum. Also, no popping phenomenon occurs at the time of emission of electrons. For this reason, the electron source 10 can emit electrons in a stable fashion.

[0090] As is the case with the prior art electron source, and as shown in Fig. 18, the drift layer can be regarded as made up of at least polycrystalline silicon columns 51, thin silicon oxide films 52, fine crystalline silicon layers 63 and silicon oxide films 64. Specifically, in the drift layer 6, it is considered that respective surface regions of the various grains represent a porous structure while core regions thereof remain in a crystalline form.

[0091] According to the above-described method, the porous polycrystalline silicon layer 4 is oxidized in contact with acid. However, it may be oxidized by illuminating it with ultraviolet rays under a gaseous atmosphere containing at least one of, for example, oxygen and ozone. In such case, oxidization is preferably carried out at a temperature within the range of 100 to 600°C. Although the temperature at which oxidization is carried out may be higher than 600°C, oxidization is preferred to be carried out at a temperature within the range of 100 to 600°C since the inexpensive glass substrate can be employed for the insulative substrate 11. Where the silicon substrate of the quartz glass substrate is employed for the substrate, the porous polycrystalline silicon layer 4 may be oxidized by the use of the rapid thermal method (such as, for example, RTO method).

[0092] The electron source 10 according to the third embodiment of the present invention basically functions in a manner similar to that shown in Fig. 3. Electrons injected from the electroconductive layer 8 into the drift layer 6 drift within the drift layer 6 and are then emitted through the surface electrode 7. Accordingly, even with the electron source 10 according to the illustrated embodiment, the electrons can be emitted even though the direct current voltage V_{ps} applied between the surface electrode 7 and the electroconductive layer 8 is as low as 10 to 20 volts.

[0093] According to the third embodiment, the drift layer 6 is formed of the porous polycrystalline silicon that has been oxidized. However, the drift layer 6 may be formed of porous polycrystalline silicon that has been nitrided, or in the form of a porous polycrystalline semiconductor layer that has been oxidized or nitrided. Also, the silicide layer 19 may not be limited to WSi_2 , but any metal-to-metal compound including any suitable metallic element and Si may be employed. Examples of such metallic element includes, in addition to W, Ti, V, Cr, Mn, Fe, Co, Ni, Zr, Nb, Mo, Ru, Rh, Pd, Hf, Ta, Re, Os, Ir and Pt. Also, the silicide layer 19 may be a multi-layered structure of silicide films.

(Fourth Embodiment)

[0094] The electron source according to the fourth embodiment is substantially similar in structure to that according to the previously described third embodiment. However, the fourth embodiment differs from the third embodiment in that as shown in Fig. 7 pertaining to the fourth embodiment an n-type polycrystalline silicon substrate 9 which is a semiconductor crystal layer having a low resistance is employed on the silicide layer 19 and, on the other hand, a polycrystalline silicon layer 3 is formed on the n-type polycrystalline silicon layer 9.

[0095] Even with the electron source 10 according to the fourth embodiment, as is the case with that according to the third embodiment, it can exhibit a high electron emission efficiency and a high thermal stability. The electron source 10 according to the fourth embodiment is of a design wherein the silicide layer 19 intervenes, between the electroconductive layer 8 and the n-type polycrystalline silicon layer 9. For this reason, any possible diffusion of constituent elements of the electroconductive layer 8 from the electroconductive layer 8 into the n-type polycrystalline silicon layer 9 can be avoided and the crystalline property of the silicon layer 9 can be improved.

[0096] The electron source 10 according to the fourth embodiment can be fabricated by the method substantially identical with that employed to provide the electron source according to the third embodiment, with an exception that a step of forming the n-type polycrystalline silicon layer 9 is added. The n-type polycrystalline silicon layer 9 can be formed in a manner described in connection with formation of the n-type polycrystal-

line silicon layer 9 in the first embodiment. However, in place of the n-type polycrystalline silicon layer 9, a p-type polycrystalline silicon layer may be employed.

[0097] Although in any one of the first to fourth embodiments of the present invention, the glass substrate has been used for the insulative substrate 11, the substrate 11 may not be limited to such glass substrate and may be a silicon substrate on which an insulating film (such as, for example, an oxide film of SiO_x or AlO_x , or a nitride film of SiN_x , BN or AlN_x) has been formed, or a metallic substrate on which an insulating film (such as, for example, an oxide film or a nitride film) has been formed.

(Fifth Embodiment)

[0098] Referring to Figs. 8 and 9, the electron source 10 shown therein includes an insulative substrate 11 in the form of a glass substrate (for example, a non-alkaline glass substrate). On one major surface of the insulative substrate 11, an electroconductive layer made of electroconductive material is formed. A drift layer 6 made of an oxidized porous polycrystalline silicon is formed on the electroconductive layer 8.

[0099] In the fifth embodiment, the electroconductive layer 8 is comprised of upper and lower electroconductive films 8a and 8b laminated one above the other in a direction across the thickness thereof. The upper electroconductive film 8b remote from the substrate 11 is made of an electroconductive material of a kind having a property that can easily react with silicon at a temperature (for example, in the range of 100 to 600°C) which is about equal to the temperature at which the drift layer 6 is formed. On the other hand, the lower electroconductive film 8a adjacent the substrate 11 is made of an electroconductive material of a kind having a property hard to react with silicon. In other words, in the fifth embodiment, a surface portion of the electroconductive layer 8 adjacent the drift layer 6 is made of an electroconductive material of a kind capable of suppressing formation of an amorphous layer in the drift layer 6. For this reason, as shown in Fig. 10, the amorphous layer 6a contained in the drift layer 6 can be reduced (i.e., the film thickness of the amorphous layer 6a can be reduced). Accordingly, the amount of electrons emitted can be increased while reduction of the manufacturing cost is secured.

[0100] Although the electroconductive layer 8 employed in the fifth embodiment has been described as composed of the two electroconductive films 8a and 8b, three or more electroconductive films laminated one above the other may be employed therefor. In such case, the uppermost electroconductive film and the lowermost electroconductive film, remote from and adjacent the substrate 11, respectively, should have respective properties similar to those of the upper and lower electroconductive films 8b and 8a.

[0101] In the fifth embodiment, the upper electro-

conductive film 8b is made of aluminum (Al) while the lower electroconductive film 8a is made of copper (Cu) having a resistance lower than that of aluminum (and, hence, the resistance of the electroconductive layer 8 as a whole is low). However, in place of aluminum, the upper electroconductive film 8b may be made of nickel (Ni), cobalt (Co), chromium (Cr), hafnium (Hf), molybdenum (Mo), palladium (Pd), platinum (Pt), rhodium (Rh), tantalum (Ta), titanium (Ti), tungsten (W) or zirconium (Zr), or an oxide thereof. Further, there may be used an alloy film formed of plural ones in the above-mentioned metals, or an alloy-silicide film including at least one of the above-mentioned metals and Si. On the other hand, the lower electroconductive film 8a may be made of a low resistance material (wiring material) such as, for example, copper, silver or aluminum. A material capable of exhibiting a high adhesion with glass, such as chromium or titanium may also be employed therefor. In addition, a multi-layered structure of those materials may be employed.

[0102] Where aluminum is employed as material for the upper electroconductive film 8b, as shown in Fig. 10, the film thickness of the amorphous layer 6a can be sufficiently reduced down to a value smaller than that in the prior art shown in Fig. 20. Also, variation in thickness of the amorphous layer 6a can also be minimized (the interface between the amorphous layer 6a and the crystallized layer 6c becomes substantially flat). For this reason, variation of the field intensity at various regions of the drift layer 6 can advantageously be minimized. Accordingly, no localized distribution of energies of the electrons emitted from the surface electrode 7 will occur. Also, where nickel is employed as material for the upper electroconductive film 8b, as shown in Fig. 11, the drift layer 6 can be defined only by the crystallized layer 6c and no amorphous layer 6a is formed. For this reason, as compared with the use of aluminum for the upper electroconductive film 8b, the electron emission efficiency can be increased.

[0103] The upper electroconductive film 8b preferably has a film thickness as small as possible. If this film thickness is not greater than 50 nm, it appears that the amount of diffusion of metallic elements from the upper electroconductive film 8b into the drift layer 6 can be reduced. For this reason, it appears that any possible increase of the probability of scattering of the electrons within the drift layer can be suppressed to thereby suppress any possible reduction of the electron emission efficiency. The film thickness of the upper electroconductive film 8b should be selected in consideration of the diffusion of the metallic elements discussed above so as to be sufficiently smaller than the thickness of the drift layer 6.

[0104] The process for manufacturing the electron source 10 according to the fifth embodiment will now be described with reference to Figs. 12A to 12E.

[0105] At the outset, the lower electroconductive film 8a is deposited on one major surface (upper surface

in Fig. 12A) of the insulative substrate 11, followed by formation of the upper electroconductive film 8b over the lower electroconductive film 8a to complete the electroconductive layer 8 as shown in Fig. 12A.

[0106] After the formation of the electroconductive layer 8 comprised of the lower and upper electroconductive films 8a and 8b, a non-doped polycrystalline silicon layer 3 of a predetermined thickness (for example, 1.5 μm) is formed on the upper electroconductive layer 8b by the use of, for example, any known plasma CVD technique as shown in Fig. 12B. Since the non-doped polycrystalline silicon layer 3 is deposited by the use of the plasma CVD technique, it can be formed by a low temperature process wherein a heating temperature not higher than 600°C (specifically within the range of 100 to 600°C) is employed. It is, however, to be noted that the process of forming the non-doped polycrystalline silicon layer 3 may not be limited to the plasma CVD process, but a catalytic CVD process may be employed to form the non-doped polycrystalline silicon layer 3. Even with the use of the catalytic CVD process, the non-doped polycrystalline silicon layer 3 can be formed in the low temperature process of not higher than 600°C.

[0107] After the formation of the non-doped polycrystalline silicon layer 3, an anodic oxidation process is carried out under a predetermined condition, while the polycrystalline silicon layer 3 is irradiated by light, with the use of an anodizing bath wherein an electrolyte comprising a 55 wt% hydrogen fluoride aqueous solution and ethanol mixed together in a mixing ratio of 1:1 is filled and wherein a platinum electrode (not shown) and the electroconductive layer 8 are used as negative and positive electrodes, respectively. Through this anodic oxidation process, a porous polycrystalline silicon layer 4 can be obtained as shown in Fig. 12C. In this fifth embodiment now under discussion, the anodic oxidation process is carried out in such a manner that throughout the entire period of anodic oxidation the power of light used to irradiate the polycrystalline silicon layer 3 and the current density are kept constant. However, this anodizing condition may be varied suitably (for example, the current density may be variable).

[0108] After the anodic oxidation process, the electrolyte is drained from the anodizing bath, and an acid (for example, approximately 10% dilute nitric acid, approximately 10% dilute sulfuric acid or aqua regia) is filled in the anodizing bath. Using the anodizing bath containing the acid and wherein the platinum electrode (not shown) and the electroconductive layer 8 are used as negative and positive electrodes, respectively, a constant current is applied to oxidize the porous polycrystalline silicon layer 4 to form a drift layer 6 as shown in Fig. 12D.

[0109] After the formation of the drift layer 6, a surface electrode 7 in the form of an electroconductive thin-film (for example, a gold thin-film) is formed on the drift layer 6 by means of, for example, any known deposition technique, thereby completing the electron source 10 of

the structure shown in Fig. 12E. Although in the fifth embodiment now under discussion the surface electrode 7 has a film thickness of 15 nm, the thickness thereof is not limited thereto and the surface electrode 7 may have any suitable film thickness provided that electrons flowing through the drift layer 6 can be tunneled. Also, although in the fifth embodiment now under discussion the electroconductive thin-film that eventually forms the surface electrode 7 is formed by any suitable vapor deposition technique, any suitable process other than the deposition technique, for example, a sputtering technique may be employed to form the electroconductive thin-film.

[0110] With the method discussed above, the polycrystalline silicon layer 3 can be formed by the low temperature process such as, for example, the plasma CVD process. The porous polycrystalline silicon layer 4 is oxidized in contact with acid. Also, the surface electrode 7 is formed by the use of the vapor deposition technique or the sputtering technique. For these reasons, the electron source 10 can be manufactured by the low temperature process of not higher than 600°C. Accordingly, for the insulative substrate 11, a non-alkaline glass substrate that is inexpensive as compared with the quartz glass substrate can be employed. As the result, the manufacturing cost can be reduced and its surface area can be increased. Also, depending on the temperature at which the polycrystalline silicon layer 3 is formed, it is possible to use a glass substrate having a heat resistance that is relatively low as compared with that of the non-alkaline glass substrate such as a low-alkaline glass substrate or a soda lime glass substrate.

[0111] Moreover, the upper electroconductive film 8b of the electroconductive layer 8 is formed of the material that can easily react with silicon (that is, a constituent element of the polycrystalline silicon layer 3) at the temperature at which the polycrystalline silicon layer 3 is formed. For this reason, formation of the amorphous layer within the polycrystalline silicon layer 3 can be suppressed (that is, formation of the amorphous layer during an initial stage of deposition of the polycrystalline silicon layer 3 can be suppressed). As the result, increase of the resistance of the drift layer 6 over a required value can be prevented (and the drift layer 6 can have a resistance comparable to that of the drift layer 6 employed in the prior art electron source 10' using the n-type silicon substrate 1). Accordingly, the electron emission efficiency can be increased.

[0112] The electron source 10 fabricated by the method described above has a low dependency of the electron emission characteristic on the degree of vacuum as is the case with the electron source disclosed in the previously discussed Japanese Patents No. 296684 (Japanese Patent application No. 10-272340) and No. 2987140 (Japanese Patent application No. 10-272342). Also, no popping phenomenon occurs at the time of emission of electrons. For this reason, the electron source 10 can emit electrons in a stable fashion.

[0113] According to the above-described method, the porous polycrystalline silicon layer 4 is oxidized in contact with acid. However, it may be oxidized by illuminating it with ultraviolet rays under a gaseous atmosphere containing at least one of, for example, oxygen and ozone. In such case, oxidization is preferably carried out at a temperature within the range of 100 to 600°C. Although the temperature at which oxidization is carried out may be higher than 600°C, oxidization is preferred to be carried out at a temperature within the range of 100 to 600°C since the inexpensive glass substrate can be employed for the insulative substrate 11. The film thickness of the upper electroconductive film 8b is preferred to be not greater than 50 nm because of the following reason. Specifically, if the upper electroconductive film 8b has a film thickness greater than 50 nm, the metal element forming the upper electroconductive film 8b will be diffused in a large amount into the polycrystalline silicon layer 3, resulting in the polycrystalline silicon layer 3 forming into a silicide layer. Also, since this silicide layer is rendered porous, it is suspected that even though the drift layer 6 is formed, the electron emission efficiency will be lowered as a result of increase of the probability of scattering of the electrons within the drift layer during operation of the electron source. In other words, the film thickness of the upper electroconductive film 8a should be so selected as to minimize, the amount of diffusion into the drift layer 6 (while permitting only diffusion into a region of the electroconductive layer 8 adjacent the drift layer 6) to thereby minimize any possible influence upon the electron emission efficiency.

[0114] When the upper electroconductive film 8b is made of the material of a kind hard to diffuse into any of the polycrystalline silicon layer 3, the porous polycrystalline silicon layer 4 and the drift layer 6, rather than aluminum (that is, of a kind capable of exhibiting a high diffusion enthalpy), diffusion of the elements forming the upper electroconductive film 8b which would occur as a result of increase of temperature during the manufacture and/or operation can be effectively suppressed. The diffusion enthalpy of aluminum is generally 329 kJ/mol (78.7 Kcal/mol). The material capable of exhibiting a higher diffusion enthalpy than aluminum includes Ni, Co, Cr, Hf, Mo, Pd, Pt, Rh, Ta, Ti, W, Zr or an oxide thereof.

[0115] The electron source 10 according to the fifth embodiment basically functions in a manner similar to that of the first embodiment shown in Fig. 3. By way of example as shown in Fig. 13, electrons injected from the electroconductive layer 8 into the drift layer 6 drift within the drift layer 6 and are then emitted through the surface electrode 7. Accordingly, even with the electron source 10 according to the fifth embodiment, the electrons can be emitted even though the direct current voltage V_{ps} applied between the surface electrode 7 and the electroconductive layer 8 is as low as 10 to 20 volts.

[0116] Fig. 14 illustrates the electron emission char-

acteristic of the electron source 10 fabricated by the method described above. In Fig. 14, the axis of abscissas represents the direct current voltage V_{ps} applied while the axis of ordinates represents the current density. In the graph of Fig. 14, a group of void circles A (○) represent change of the diode current I_{ps} exhibited by the electron source 10 wherein the electroconductive layer 8 is of a W/Ti structure (that is, wherein the upper and lower electroconductive films 8b and 8a are made of W and Ti, respectively); a group of darkened circles B (●) represent change of the current I_e of the emitted electrons exhibited by the electron source 10 wherein the electroconductive layer 8 is of the W/Ti structure; a group of squares C (□) represent change of the diode current I_{ps} exhibited by the electron source 10 wherein the electroconductive layer 8 is of an Al-Si/W/Ti structure (that is, wherein the upper and lower electroconductive films 8b and 8a are made of Al-Si and Ti, respectively); a group of darkened squares D (■) represent change of the current I_e of the emitted electrons exhibited by the electron source 10 wherein the electroconductive layer 8 is of the Al-Si/W/Ti structure; a group of triangles E (△) represent change of the diode current I_{ps} exhibited by the electron source 10 wherein the electroconductive layer 8 is of a Ni/W/Ti structure (that is, wherein the upper and lower electroconductive films 8b and 8a are made of Ni and Ti, respectively); and a group of darkened triangles F (▲) represent change of the current I_e of the emitted electron exhibited by the electron source 10 wherein the electroconductive layer 8 is of the Ni/W/Ti structure.

[0117] Fig. 15 illustrates a chart showing Fowler-Nordheim plots based on the data on the current I_e of the emitted electrons and the direct current voltage V_{ps} shown in the graph of Fig. 14. In the graph of Fig. 15, a group of darkened squares H (■) represent the data associated with the electron source 10 wherein the electroconductive layer 8 is of the W/Ti structure; a group of darkened triangles I (▲) represent those wherein the electroconductive layer 8 is of the Al-Si/W/Ti structure; and a group of darkened circles G (●) represent those wherein the electroconductive layer 8 is of the Ni/W/Ti structure. Regardless of the nature of the electroconductive layer 8, the condition under which an anodic oxidation process was carried out was such that the current density was 12.5 mA/cm^2 and was supplied for 6 seconds. Also, regardless of the nature of the electroconductive layer 8, the condition under which oxidation with the use of an acid was carried out was such that the voltage applied was 20 volts and the current density was 12.5 mA/cm^2 . The upper electroconductive film 8b was 50 nm in film thickness. The direct current voltage V_c during the characteristic measurement was fixed at 100 volts.

[0118] Fig. 14 makes it clear that the favorable current I_e of the emitted electrons and the favorable electron emission efficiency (I_e/I_{ps}) have been obtained.

[0119] In the fifth embodiment, the drift layer 6 is

formed of an oxidized porous polycrystalline silicon. However, the drift layer 6 may be formed of a nitrided porous polycrystalline silicon, or in the form of an oxidized or nitrided porous polycrystalline semiconductor layer.

[0120] Although the present invention has been described in connection with the preferred embodiments thereof with reference to the accompanying drawings, it is to be noted that various changes and modifications are apparent to those skilled in the art. Such changes and modifications are to be understood as included within the scope of the present invention as defined by the appended claims, unless they depart therefrom.

Claims

1. A field emission-type electron source which comprises:

- a substrate;
- an electroconductive layer formed on a major surface of the substrate;
- a semiconductor layer formed on the electroconductive layer;
- a strong electrical field drift layer in the form of an oxidized or nitrided porous semiconductor layer formed on a surface of the semiconductor layer remote from the electroconductive layer; and
- a surface electrode formed on the strong electrical field drift layer, in which when a voltage is applied with the surface electrode used as a positive electrode relative to the electroconductive layer, electrons injected from the electroconductive layer drift in the strong electrical field drift layer and are then emitted through the surface electrode, wherein the semiconductor layer is made of a low resistance semiconductor material utilizing means for lowering a resistance thereof or a low resistance semiconductor material formed by a process for lowering a resistance thereof.

2. The field emission-type electron source as claimed in Claim 1, wherein at least a portion of the electroconductive layer adjacent the strong electrical field drift layer with respect to a direction of thickness thereof is made of an electroconductive material effective to suppress formation of an amorphous layer in the strong electrical field drift layer to thereby reduce the resistance of the semiconductor layer.
3. The field emission-type electron source as claimed in Claim 2, wherein the electroconductive layer is made up of at least two electroconductive films laminated one above the other, and wherein the upper-

most one of the electroconductive films has a property of easily reacting with the semiconductor at about a temperature at which the strong electrical field drift layer is formed.

4. The field emission-type electron source as claimed in Claim 3, wherein the uppermost electroconductive film is made of Al, Ni, or an alloy including Al and Ni as main components.

5. The field emission-type electron source as claimed in Claim 3, wherein the uppermost electroconductive film has a film thickness not greater than 50 nm.

6. The field emission-type electron source as claimed in Claim 3, wherein the uppermost electroconductive film is made of a material hard to diffuse into the strong electrical field drift layer as compared with Al.

7. The field emission-type electron source as claimed in Claim 1, further comprising a silicide layer interposed between the electroconductive layer and the semiconductor layer and effective to lower the resistance of the semiconductor layer.

8. The field emission-type electron source as claimed in Claim 1, wherein the semiconductor layer comprises a plurality of films having different resistances and wherein one of the films closer to the electroconductive layer exhibiting a lower resistance.

9. The field emission-type electron source as claimed in Claim 1, wherein the semiconductor layer is of a structure having a continuously varying resistance, with a portion of the semiconductor layer closer to the electroconductive layer exhibiting a lower resistance to thereby reduce the resistance of the semiconductor layer.

10. The field emission-type electron source as claimed in Claim 1, wherein the semiconductor layer having a low resistance is formed by heating to crystallize after formation of an amorphous semiconductor layer.

11. The field emission-type electron source as claimed in Claim 1, wherein the semiconductor layer having a low resistance is formed by crystallizing an amorphous semiconductor layer using hydrogen after formation of the amorphous semiconductor layer.

12. The field emission-type electron source as claimed in Claim 1, wherein the semiconductor layer having a low resistance is a low resistance amorphous semiconductor layer doped with impurities.

13. The field emission-type electron source as claimed in Claim 1, further comprising impurities added to the semiconductor layer to reduce the resistance of the semiconductor layer.

14. The field emission-type electron source as claimed in Claim 13, further comprising impurities added to the semiconductor layer to form another semiconductor layer over the semiconductor layer having a low resistance.

15. The field emission-type electron source as claimed in Claim 1, wherein heat treatment has been carried after formation of at least one of the semiconductor layer, a porous semiconductor layer, the strong electrical field drift layer and the surface electrode.

16. The field emission-type electron source as claimed in Claim 1, wherein the strong electrical field drift layer includes semiconductor crystalline columns lying perpendicular to the major surface of the substrate, fine semiconductor crystals in nanometer order positioned among the semiconductor crystalline columns and insulating films having a film thickness smaller than a crystal size of the fine semiconductor crystals and formed on surfaces of the fine semiconductor crystals.

17. The field emission-type electron source as claimed in Claim 1, wherein the semiconductor layer is made of a polycrystalline semiconductor.

18. The field emission-type electron source as claimed in Claim 17, wherein the polycrystalline semiconductor is made of a semiconductor material capable of being formed by a low temperature process of not higher than 600°C.

19. A method of manufacturing a field emission-type electron source comprising a substrate; an electroconductive layer formed on a major surface of the substrate; a semiconductor crystalline layer formed on the electroconductive layer; a strong electrical field drift layer in the form of an oxidized or nitrided porous semiconductor layer formed on a surface of the semiconductor crystalline layer remote from the electroconductive layer; and a surface electrode formed on the strong electrical field drift layer, in which when a voltage is applied with the surface electrode used as a positive electrode relative to the electroconductive layer, electrons injected from the electroconductive layer drift in the strong electrical field drift layer and are then emitted through the surface electrode, wherein the semiconductor crystalline layer is made of a low resistance semiconductor material utilizing means for lowering a resistance thereof or a low resistance semiconductor

tor material formed by a process for lowering a resistance thereof, said method comprising the steps of:

forming the electroconductive layer on the substrate; 5
 forming an amorphous semiconductor layer on the electroconductive layer and then crystallizing the amorphous semiconductor layer to form the semiconductor crystalline layer; 10
 forming a semiconductor layer over the semiconductor crystalline layer and then rendering at least a portion of the semiconductor layer to be porous to thereby form the porous semiconductor layer; 15
 oxidizing or nitriding the porous semiconductor layer to form the strong electrical field drift layer; and
 forming the surface electrode on the strong electrical field drift layer. 20

20. A method of manufacturing a field emission-type electron source comprising a substrate; an electroconductive layer formed on a major surface of the substrate; a semiconductor crystalline layer formed on the electroconductive layer; a strong electrical field drift layer in the form of an oxidized or nitrided porous semiconductor layer formed on a surface of the semiconductor crystalline layer remote from the electroconductive layer; and a surface electrode formed on the strong electrical field drift layer, in which when a voltage is applied with the surface electrode used as a positive electrode relative to the electroconductive layer, electrons injected from the electroconductive layer drift in the strong electrical field drift layer and are then emitted through the surface electrode, wherein the semiconductor crystalline layer is made of a low resistance semiconductor material utilizing means for lowering a resistance thereof or a low resistance semiconductor material formed by a process for lowering a resistance thereof, said method comprising the steps of:

forming the electroconductive layer on the substrate; 45
 forming the semiconductor crystalline layer on the electroconductive layer, said semiconductor crystalline layer containing impurities added thereto; 50
 forming a semiconductor layer over the semiconductor crystalline layer and then rendering at least a portion of the semiconductor layer to be porous to thereby form the porous semiconductor layer; 55
 oxidizing or nitriding the porous semiconductor layer to form the strong electrical field drift layer; and

forming the surface electrode on the strong electrical field drift layer.

Fig.1




Fig.3




Fig. 2A




Fig. 2B




Fig. 2C




Fig. 2D




Fig. 2E




Fig. 4




Fig. 5




Fig. 6A




Fig. 6B




Fig. 6C




Fig. 6D




Fig. 6E




Fig. 7




Fig. 8




Fig. 9




Fig.10




Fig.11




Fig.12A




Fig.12B




Fig.12C




Fig.12D




Fig.12E




Fig.13




Fig.14





Fig.15

Fig.16 PRIOR ART




Fig.17 PRIOR ART




Fig.18 PRIOR ART




Fig.19 PRIOR ART




Fig.20 PRIOR ART






Fig.21 PRIOR ART





(19)

Europäisches Patentamt
European Patent Office
Office européen des brevets



(11)

EP 1 094 485 A3

(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3:
07.01.2004 Bulletin 2004/02

(51) Int Cl.7: **H01J 1/312**

(43) Date of publication A2:
25.04.2001 Bulletin 2001/17

(21) Application number: **00122654.7**

(22) Date of filing: **18.10.2000**

(84) Designated Contracting States:
**AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE**
Designated Extension States:
AL LT LV MK RO SI

(30) Priority: **18.10.1999 JP 29595999**
26.01.2000 JP 2000016388
26.01.2000 JP 2000016394

(71) Applicant: **Matsushita Electric Works, Ltd.**
Kadoma-shi, Osaka-fu 571-8686 (JP)

(72) Inventors:
• **Ichihara, Tsutomu**
Hirakata-shi, Osaka 573-1106 (JP)

- **Komoda, Takuya**
Sanda-shi, Hyogo 669-1324 (JP)
- **Aizawa, Koichi**
Neyagawa-shi, Osaka 572-0802 (JP)
- **Watabe, Yoshifumi**
Tondabayashi-shi, Osaka 584-0078 (JP)
- **Honda, Yoshiaki**
Soraku-gun, Kyoto 619-0237 (JP)
- **Hatai, Takashi**
Neyagawa-shi, Osaka 572-0844 (JP)


(74) Representative: **Dallmeyer, Georg, Dipl.-Ing. et al**
Patentanwälte
Von Kreisler-Selting-Werner
Bahnhofsvorplatz 1 (Deichmannhaus)
50667 Köln (DE)

(54) **Field emission-type electron source and manufacturing method thereof**

(57) A field emission-type electron source (10) includes an insulative substrate (11) in the form of a glass substrate having an electroconductive layer (8) formed thereon. A low resistance semiconductor layer formed on the electroconductive layer. A strong electrical field drift layer (6) in the form of an oxidized porous polycrystalline silicon layer is formed over the electroconductive layer (8). This electroconductive layer (8) includes a lower electroconductive film (8a), made of copper and formed on the insulative substrate (11), and an upper

electroconductive film (8b) made of aluminum and formed over the electroconductive film (8a). The strong electrical field drift layer (6) is formed by forming a polycrystalline silicon layer on the electroconductive layer (8), rendering the polycrystalline silicon layer to be porous and finally oxidizing it. The upper electroconductive film (8b) has a property that reacts easily with silicon and, therefore, formation of an amorphous layer which would occur during formation of the polycrystalline silicon layer can be suppressed.

Fig.1



EP 1 094 485 A3



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 00 12 2654

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
A	EP 0 896 355 A (PIONEER ELECTRONIC CORP) 10 February 1999 (1999-02-10) * claims 1-14 *	1,7	H01J1/312
A	EP 0 874 384 A (PIONEER ELECTRONIC CORP) 28 October 1998 (1998-10-28) * claim 1 *	1	
A	EP 0 865 064 A (PIONEER ELECTRONIC CORP) 16 September 1998 (1998-09-16) * claim 1 *	1	
A	EP 0 896 353 A (PIONEER ELECTRONIC CORP) 10 February 1999 (1999-02-10) * claims 1,3 *	1	
A.D	PATENT ABSTRACTS OF JAPAN vol. 1997, no. 01, 31 January 1997 (1997-01-31) & JP 08 250766 A (RES DEV CORP OF JAPAN), 27 September 1996 (1996-09-27) * abstract *		TECHNICAL FIELDS SEARCHED (Int.Cl.7)
P.A. D	PATENT ABSTRACTS OF JAPAN vol. 2000, no. 07, 29 September 2000 (2000-09-29) & JP 2000 100316 A (MATSUSHITA ELECTRIC WORKS LTD), 7 April 2000 (2000-04-07) * abstract *		H01J
P,A	EP 0 989 577 A (MATSUSHITA ELECTRIC WORKS LTD) 29 March 2000 (2000-03-29)		
A	EP 0 913 849 A (MATSUSHITA ELECTRIC WORKS LTD) 6 May 1999 (1999-05-06)		
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 3 November 2003	Examiner Van den Bulcke, E
CATEGORY OF CITED DOCUMENTS		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document	
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document			

EPO FORM 1503 03 82 (P4001)

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 00 12 2654

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

03-11-2003

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
EP 0896355	A	10-02-1999	JP	11067063 A	09-03-1999
			DE	69805028 D1	29-05-2002
			DE	69805028 T2	14-08-2002
			EP	0896355 A1	10-02-1999
			US	6316873 B1	13-11-2001
			US	2001040430 A1	15-11-2001
EP 0874384	A	28-10-1998	JP	10269932 A	09-10-1998
			DE	69811976 D1	17-04-2003
			EP	0874384 A1	28-10-1998
			US	5990605 A	23-11-1999
			JP	10326557 A	08-12-1998
EP 0865064	A	16-09-1998	JP	10308166 A	17-11-1998
			DE	69806287 D1	08-08-2002
			DE	69806287 T2	20-02-2003
			EP	0865064 A1	16-09-1998
			US	6023124 A	08-02-2000
EP 0896353	A	10-02-1999	JP	11067065 A	09-03-1999
			EP	0896353 A1	10-02-1999
			US	6066922 A	23-05-2000
JP 08250766	A	27-09-1996	JP	3226745 B2	05-11-2001
JP 2000100316	A	07-04-2000	JP	2966842 B2	25-10-1999
			CN	1249525 A	05-04-2000
			EP	0989577 A2	29-03-2000
			KR	2000023410 A	25-04-2000
			SG	74751 A1	22-08-2000
			TW	436836 B	28-05-2001
			US	6590321 B1	08-07-2003
			US	2003197457 A1	23-10-2003
EP 0989577	A	29-03-2000	JP	2966842 B2	25-10-1999
			JP	2000100316 A	07-04-2000
			JP	3079097 B2	21-08-2000
			JP	2000306494 A	02-11-2000
			CN	1249525 A	05-04-2000
			EP	0989577 A2	29-03-2000
			KR	2000023410 A	25-04-2000
			SG	74751 A1	22-08-2000
			TW	436836 B	28-05-2001
			US	6590321 B1	08-07-2003
			US	2003197457 A1	23-10-2003

EPO FORM P0459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.

EP 00 12 2654

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

03-11-2003

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP 0913849 A	06-05-1999	CN 1215907 A , B	05-05-1999
		EP 0913849 A2	06-05-1999
		JP 2987140 B2	06-12-1999
		JP 11329213 A	30-11-1999
		SG 67550 A1	21-09-1999
		TW 391022 B	21-05-2000
		US 6249080 B1	19-06-2001

EPO FORM P4489

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82